



AF 2822

TRANSMITTAL OF APPEAL BRIEF

Docket No.
03226/157001; P6865

In re Application of: Sudhakar Bobba et al.

Application No.
10/033,008-Conf. #7852

Filing Date
December 28, 2001

Examiner
D. E. Graybill

Group Art Unit
2822

Invention: CURRENT CROWDING REDUCTION TECHNIQUE USING SLOTS

TO THE COMMISSIONER OF PATENTS:

Transmitted herewith is the Appeal Brief in this application, with respect to the Notice of Appeal filed: May 23, 2005

The fee for filing this Appeal Brief is \$ 500.00

32615
PATENT TRADEMARK OFFICE

☒ Large Entity

☐ Small Entity

☐ A petition for extension of time is also enclosed.


The fee for the extension of time is _____

☐ A check in the amount of _____ is enclosed.

☐ Charge the amount of the fee to Deposit Account No. _____
This sheet is submitted in duplicate.

☒ Payment by credit card. Form PTO-2038 is attached.

☒ The Director is hereby authorized to charge any additional fees that may be required or credit any overpayment to Deposit Account No. 50-0591
This sheet is submitted in duplicate.

 #45,079
Wasif H. Qureshi THOMAS SCHORER
Attorney Reg. No. : 51,048
OSHA · LIANG LLP
1221 McKinney St., Suite 2800
Houston, Texas 77010
(713) 228-8600

Dated: July 22, 2005

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as Express Mail, Airbill No. EV644974483US, in an envelope addressed to: MS Appeal Brief - Patents, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the date shown below.

Dated: July 22, 2005

Signature: 

(Beri W. Hartwell)



Effective on 12/08/2004. Fees pursuant to the Consolidated Appropriations Act, 2005 (H.R. 4818).		Complete if Known	
FEE TRANSMITTAL For FY 2005		Application Number	10/033,008-Conf. #7852
		Filing Date	December 28, 2001
		First Named Inventor	Sudhakar Bobba
		Examiner Name	D. E. Graybill
		Art Unit	2822
<input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27		Attorney Docket No.	03226/157001; P6865
TOTAL AMOUNT OF PAYMENT	(\$) 500.00		

METHOD OF PAYMENT (check all that apply)	
<input type="checkbox"/> Check	<input checked="" type="checkbox"/> Credit Card
<input type="checkbox"/> Money Order	<input type="checkbox"/> None
<input type="checkbox"/> Other (please identify): _____	
<input checked="" type="checkbox"/> Deposit Account	Deposit Account Number: <u>50-0591</u> Deposit Account Name: <u>Osha · Liang LLP</u>
For the above-identified deposit account, the Director is hereby authorized to: (check all that apply)	
<input type="checkbox"/> Charge fee(s) indicated below	<input type="checkbox"/> Charge fee(s) indicated below, except for the filing fee
<input checked="" type="checkbox"/> Charge any additional fee(s) or underpayment of fee(s) under 37 CFR 1.16 and 1.17	<input checked="" type="checkbox"/> Credit any overpayments

FEE CALCULATION							
1. BASIC FILING, SEARCH, AND EXAMINATION FEES							
	FILING FEES		SEARCH FEES		EXAMINATION FEES		
		Small Entity		Small Entity		Small Entity	
Application Type	Fee (\$)	Fee (\$)	Fee (\$)	Fee (\$)	Fee (\$)	Fee (\$)	Fees Paid (\$)
Utility	300	150	500	250	200	100	_____
Design	200	100	100	50	130	65	_____
Plant	200	100	300	150	160	80	_____
Reissue	300	150	500	250	600	300	_____
Provisional	200	100	0	0	0	0	_____
2. EXCESS CLAIM FEES							
						Small Entity	
						Fee (\$)	Fee (\$)
Each claim over 20 (including Reissues)						50	25
Each independent claim over 3 (including Reissues)						200	100
Multiple dependent claims						360	180
Total Claims	Extra Claims	Fee (\$)	Fee Paid (\$)		Multiple Dependent Claims		
14	- 20 = _____	x _____ = _____			Fee (\$)	Fee Paid (\$)	
Indep. Claims	Extra Claims	Fee (\$)	Fee Paid (\$)				
2	- 3 = _____	x _____ = _____					
3. APPLICATION SIZE FEE							
If the specification and drawings exceed 100 sheets of paper (excluding electronically filed sequence or computer listings under 37 CFR 1.52(e)), the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s).							
Total Sheets	Extra Sheets	Number of each additional 50 or fraction thereof		Fee (\$)	Fee Paid (\$)		
_____	- 100 = _____	/50	(round up to a whole number) x _____	= _____			
4. OTHER FEE(S)							
Non-English Specification, \$130 fee (no small entity discount)						Fees Paid (\$)	
Other (e.g., late filing surcharge): 1402 Filing a brief in support of an appeal						500.00	

SUBMITTED BY			
Signature	<u>[Signature]</u> #45,079	Registration No. (Attorney/Agent)	51,048
Name (Print/Type)	Wasif H. Qureshi	Telephone	(713) 228-8600
	THOMAS SCHLEIFER	Date	July 22, 2005

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as Express Mail, Airbill No. EV644974483US, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the date shown below.	
Dated: July 22, 2005	Signature: <u>[Signature]</u> (Beri W. Hartwell)



U.S. Patent Application No. 10/033,008
Attorney Docket No. 03226.157001; P6865

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Sudhakar Bobba et al. Art Unit: 2822
Serial No.: 10/033,008 Examiner: D. Graybill
Filed: December 28, 2001
Title: CURRENT CROWDING REDUCTION TECHNIQUE USING SLOTS

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

32615
PATENT TRADEMARK OFFICE

APPELLANT'S BRIEF UNDER 37 CFR § 41.37

Dear Sir:

Pursuant to the requirements of 37 C.F.R. § 41.37, please consider this document as the Appellant's Brief in the present application currently before the Board of Patent Appeals and Interferences (hereinafter "the Board").

07/26/2005 EFLORES 00000064 10033008

01 FC:1402

500.00 OP

TABLE OF CONTENTS

I.	REAL PARTY IN INTEREST	3
II.	RELATED APPEALS AND INTERFERENCES.....	3
III.	STATUS OF CLAIMS	3
IV.	STATUS OF AMENDMENTS.....	4
V.	SUMMARY OF CLAIMED SUBJECT MATTER.....	4
	<i>A. Prior Art</i>	4
	<i>B. Claimed Invention</i>	5
VI.	GROUND OF REJECTION.....	6
VII.	ARGUMENT	7
	<i>A. Bui Fails to Disclose a Slot formed between Vias and a Bump</i>	7
	<i>B. AAPA Fails to Disclose a Slot formed between Vias and a Bump</i>	9
	<i>C. Bui and AAPA are Not Properly Combinable</i>	9
XIII.	CONCLUSION.....	12
IX.	CLAIMS APPENDIX	13
X.	EVIDENCE APPENDIX	16
XI.	RELATED PROCEEDINGS APPENDIX	17

I. REAL PARTY IN INTEREST

The real party in interest in the present application is Sun Microsystems, Inc., assignee of all rights and interests in the present application. Assignment to Sun Microsystems, Inc. from the inventors, Sudhakar Bobba and Tyler Thorp, was recorded in the United States Patent and Trademark Office on December 28, 2001 at Reel 012423, Frame 0768.

II. RELATED APPEALS AND INTERFERENCES

To the best knowledge of the Appellant and the Appellant's legal representative, there are no other appeals or interferences that will directly affect, be affected by, or have a bearing on the decision of the Board in the pending appeal.

III. STATUS OF CLAIMS

Claims 1 – 18 were pending in the present application. By way of the Response to the Restriction Requirement of June 29, 2004, claims 15 – 18 were withdrawn from consideration. Accordingly, claims 1 – 14 are currently pending in the present application.

Claims 1 – 14 were rejected in the final Office Action of March 4, 2005. *See* final Office Action of March 4, 2005, Office Action Summary (page 1). Specifically, claims 1 – 14 were rejected under 35 U.S.C. § 102(b) as being anticipated by U.S. Patent No. 5,689,139 (hereinafter "Bui"). *See id.* at pages 2 – 3. Claims 1 – 14 were further rejected under 35 U.S.C. § 103(a) as being unpatentable over Applicant's Admitted Prior Art (hereinafter "AAPA") and Bui. *See id.* at pages 3 – 5.

The rejections of claims 1 – 14 are hereby appealed.

IV. STATUS OF AMENDMENTS

No amendments have been made during the prosecution of the present application. The claims of record in the present application are presented in Section IX, *infra*.

V. SUMMARY OF CLAIMED SUBJECT MATTER

A. *Prior Art*

Referring to Figure 4a of the present application, an integrated circuit (40) is formed of a plurality of metal layers M1 – M8. *See* Specification, paragraph [0004]. As further described in the Specification:

The metal layers, M1-M8, are connected to each other by conductive pathways (50) known as “vias.” Vias (50) are essentially holes within the dielectric material (48) that have been doped with metal ions. . . . Signals that need to be transmitted/received to/from the metal layers, M1-M8, and vias (50) to the top metal layer, M8. The top metal layer, M8, then transmits/receives signal and power to/from the bumps (44) located on the active side of the integrated circuit (40).

See id. at paragraphs [0004] – [0005].

Figure 4c of the present application (reproduced below) shows a top view of a top metal layer, M8, of an integrated circuit. *See id.* at paragraph [0024]. The top metal layer, M8, propagates current between vias (50) and bump (44). *See id.* at paragraph [0025]. As further described in the Specification:

Although the vias (50) facilitate current flow, because the vias (50) are positioned laterally across the layer M8, and the bump (44) is circular, there is non-uniform current density at the junction between the bump (44) and the top metal layer, M8. This non-uniform current density, resulting

from the differences in current path length from the vias (50) to the bump (44), is known as “current crowding.” In this current crowding phenomenon, there is high current density at a region (54) of the bump (44) that is in closest proximity to the vias (50), and there is lower current density in the rest of the junction between the bump (44) and the landing pad (52).

See id.




FIGURE 4c
(Prior Art)

Such current crowding is undesirable because prolonged exposure to current crowding may cause, among other things, performance degradation, power distribution deficiencies, signal delay, and damage to the junction between the bump (44) and landing pad (52). In some cases, damage caused by electro-migration may actually result in detachment of the bump. *See id.* at paragraph [0026].

B. Claimed Invention

Referring to, for example, Figure 5a of the present application (reproduced below), in order to reduce or mitigate the existence or effects of current crowding, embodiments of the claimed invention have at least one slot (54) formed in the top metal

layer, M8, the slot (54) having the effect of lengthening the current path length from vias (50) in a central region of the top metal layer, M8, to bump (44). *See id.* at paragraph [0027]. Such an effect results in the reduction of current crowding at bump (44). *See id.*




FIGURE 5a

Independent claims 1 and 8 of the present application require (i) a metal layer, (ii) a plurality of vias connecting the metal layer to another metal layer, (iii) a bump mounted on the metal layer, and (iv) a slot formed in the metal layer between the vias and the bump.

VI. GROUNDS OF REJECTION

The grounds of rejection presented for review are as follows:

- 1) whether Bui discloses a slot formed between vias and a bump mounted on a metal layer as required by independent claims 1 and 8 of the present application; and
- 2) whether Bui and AAPA are properly combinable under 35 U.S.C. § 103.

VII. ARGUMENT

A. *Bui Fails to Disclose a Slot formed between Vias and a Bump*

Bui recognizes that “semiconductor devices comprise[] . . . a plurality of levels with conductive patterns in electrical contact by means of conductive vias and interconnection lines.” *See* Bui, column 7, lines 17 – 20. As shown in Figure 3 of Bui, a first metal interconnection line **30** is in electrical contact with vias **32A** and **32B**, and a second metal interconnection line **31** is in electrical contact with vias **32B** and **32C**. *See id.* at column 9, lines 27 – 33. The metal interconnection lines **30**, **31** are provided with slots **33** that are formed through the metal interconnection lines **30**, **31** so that the total width of metal across the interconnection lines **30**, **31** is selected for optimum electromigration lifetime in accordance with the Bamboo effect for that metal. *See id.* at column 9, lines 33 – 38; Abstract. Thus, Bui discloses metal interconnection lines that are in contact with vias and that have slots formed therein.

In the final Office Action of March 4, 2005, the Examiner relied on Figure 5 of Bui and the description thereof as disclosing those limitations of the claimed invention requiring a bump. However, Bui’s disclosure is completely silent as to a bump and instead clearly discloses filling a via:

. . . the Backflow Potential Capacity is further optimized by employing a material to fill the conductive via different from the metal of the interconnection line. Thus, when employing an aluminum or aluminum alloy metal interconnection line **50**, as shown in FIG. 5, it is preferred to employ a tungsten plug filling the via **51** through insulating layers **52**, or a plug comprising aluminum or aluminum alloy **43** with a barrier layer **54** and/or anti-reflection coating **55**.

See Bui, column 7, lines 54 – 63 (emphasis added).

Despite repeated assertions by Applicant that bumps are technically distinct from vias,¹ the Examiner has continued to maintain that Figure 5 of Bui discloses a bump, even though Bui itself describes Figure 5 as showing a via. As clear to one of ordinary skill in the art and as described in the present application, vias connect metal layers within a integrated circuit (*see* vias (50) in Figure 4a of the present application), whereas bumps are conductive deposits on a top metal layer of an integrated circuit (*see* bumps (44) in Figure 4a of the present application) that are used to transmit/receive signals external to the integrated circuit. *See* Section V, *supra*. Simply stated, the via 51 shown in Figure 5 of Bui *is not* a bump.

¹ *See, e.g.*, Response to Office Action of October 6, 2004, page 3 (“The Examiner’s characterization of element 53 in Figure 5 of Bui as a ‘bump’ is incorrect in that element 53 is a plug ‘filling the via 51 through insulating layers 52.’ *See* Bui, column 7, lines 57 – 61. Those skilled in the art will clearly note that the conductive material used to fill a via is entirely distinct from an electrical bump formed on a metal layer.”); Response to final Office Action of March 4, 2005, page 2 (“The Examiner asserts Bui’s element 53 in Figure 5 . . . is a bump because it is a ‘relatively abrupt protuberance on a surface.’ *See* final Office Action dated March 4, 2005 at page 2 and page 3. Bui’s Figure 5 illustrates insulating layers (element 52) surrounding a via (element 51). Bui’s via (element 51) is a tunnel cutting vertically through the otherwise solid insulating layers (element 52). Bui discloses filling the via (element 51) with a tungsten plug or a plug comprising aluminum (element 53; column 7, lines 57-63). Applicant respectfully asserts the plug (element 53) disclosed in Bui is not equivalent to the bump recited in the claims of the present invention.”).

As Bui is completely silent as to a bump, Bui necessarily cannot and does not disclose a metal layer having a slot formed between vias and a bump mounted on the metal layer as required by independent claims 1 and 8 of the present application. Accordingly, independent claims 1 and 8 are patentable over Bui. Dependent claims 2 – 7 and 9 – 13 are patentable for at least the same reasons.

B. AAPA Fails to Disclose a Slot formed between Vias and a Bump

AAPA is completely silent as to slots formed between vias and a bump mounted on a metal layer. Thus, AAPA fails to disclose those limitations of the claimed invention not disclosed in Bui. Accordingly, independent claims 1 and 8 are patentable over Bui and AAPA. Dependent claims 2 – 13 and 9 – 13 are patentable for at least the same reasons.

C. Bui and AAPA are Not Properly Combinable

As discussed above, Bui and AAPA fail to disclose the limitations of the claimed invention. In addition, under the law applicable to 35 U.S.C. § 103, these references are not properly combinable.

The Examiner cannot combine prior art references to render a claimed invention obvious by merely showing that all the limitations of the claimed invention can be found in the prior art references. Instead, there must a suggestion or motivation to combine the references within the prior art references themselves. In other words, regardless of whether prior art references can be combined, there must an indication within the prior art references *expressing desirability* to combine the references. *In re Mills*, 916 F.2d 680 (Fed. Cir. 1990) (emphasis added). Further, the present application *cannot be used a*

guide in reconstructing elements of prior art references to render the claimed invention obvious. *In re Vaeck*, 947 F.2d 488 (Fed. Cir. 1991) (emphasis added).

Bui is directed to a technique for improving the electromigration lifetime of a metal interconnection line. *See* Bui, Abstract. This technique involves the use of slots in a metal interconnection line so that the total width of metal across the metal interconnection line is selected for optimum electromigration lifetime in accordance with the Bamboo effect for that metal. *See id.* On the other hand, AAPA describes the existence of current crowding (*i.e.*, non-uniform current density) at particular regions of a bump mounted on a metal layer. *See* Specification, paragraph [0025]. In the final Office Action of March 4, 2005, the Examiner stated that “it would have been obvious to combine this disclosure of Bui with the disclosure of [AAPA] because it would enhance the electromigration lifetime of the metal layer.” *See* final Office Action of March 4, 2005, page 5. However, AAPA is not at all concerned with the electromigration lifetime of metal layers; instead, AAPA describes current crowding at particular regions of a bump. *See* Specification, paragraph [0025]. Conversely, Bui, which is completely silent as to a bump, is necessarily not at all concerned with current crowding at particular regions of a bump. *See* Section VII, Part A, *supra*. Thus, there is clearly no expression of desirability within either Bui or AAPA to motivate one skilled in the art to turn to the teachings of the other. As set forth above, regardless of whether a group of references discloses all the limitations of a claimed invention, there must be an expression of desirability within the references to combine the references. *In re Mills*, 916 F.2d 680 (Fed. Cir. 1990). Such an expression is clearly lacking in Bui and AAPA. Accordingly,

the combination of Bui and AAPA in a § 103 rejection of any of the claims of the present application is improper.


XIII. CONCLUSION

The Summary of Claimed Subject Matter provided in Section V, *supra*, in combination with the arguments presented in Section VII, *supra*, clearly show that claims 1 – 14 of the present application are patentable over the prior art of record. Therefore, Appellant respectfully requests that the Board reverse the Examiner's rejections of claims 1 – 14.

Please apply any charges not covered, or any credits, to Deposit Account 50-0591 (Reference No. 03226.157001; P6865).

Respectfully submitted,

Date: 7/22/05

 #45,079
Wasif H. Qureshi ~~THOMAS SCHERER~~
Attorney for Applicant
Registration No. 51,048
OSHA • LIANG LLP
1221 McKinney St., Suite 2800
Houston, Texas 77010
Telephone: (713) 228-8600
Facsimile: (713) 228-8778

IX. CLAIMS APPENDIX

1. A bump and vias structure, comprising:
 - a metal layer;
 - a plurality of vias connecting the metal layer to another metal layer;
 - a bump mounted on the metal layer; and
 - a first slot formed in the metal layer between the vias and the bump.
2. The bump and vias structure of claim 1, wherein the bump is mounted on the metal layer via a landing pad.
3. The bump and vias structure of claim 1, further comprising second and third slots disposed between the first slot and the bump.
4. The bump and vias structure of claim 3, wherein the second and third slots are displaced laterally along the metal layer and form an aperture therebetween that is centered with respect to the first slot.
5. The bump and vias structure of claim 1, wherein the first slot comprises a section of the metal layer that is evacuated of conductive material.
6. The bump and vias structure of claim 1, wherein the first slot comprises a current-resistant material.

7. The bump and vias structure of claim 1, wherein the first slot comprises a dielectric material.
8. An integrated circuit, comprising:
 - a metal layer;
 - a plurality of vias connecting the metal layer to another metal layer;
 - a bump mounted on the metal layer; and
 - a first slot formed in the metal layer between the vias and the bump.
9. The integrated circuit of claim 8, wherein the bump is mounted on the metal layer via a landing pad.
10. The integrated circuit of claim 8, further comprising second and third slots disposed between the first slot and the bump.
11. The integrated circuit of claim 10, wherein the second and third slots are displaced laterally along the metal layer and form an aperture therebetween that is centered with respect to the first slot.
12. The integrated circuit of claim 8, wherein the first slot comprises a section of the metal layer that is evacuated of conductive material.

13. The integrated circuit of claim 8, wherein the first slot comprises a current-resistant material.
14. The integrated circuit of claim 8, wherein the first slot comprises a dielectric material.
- 15-18. (Withdrawn)

X. EVIDENCE APPENDIX

No evidence of the types described in 37 CFR § 41.37(c)(1)(ix) has been submitted during prosecution of the present application.

XI. RELATED PROCEEDINGS APPENDIX

As indicated in Section II *supra*, to the best knowledge of Appellant and the Appellant's legal representative, there are no decisions rendered by a court or the Board that may directly affect, be affected by, or have a bearing on the decision of the Board in the pending appeal.